View EM640FR16DW-10L_4860127.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

merging Memory & Logic Solutions Inc.
Document Title
128K x16 bit Super Low Power and Low Voltage Full CMOS Static RAM
EM621FU16 Series
Low Power, 128Kx16 SRAM
Revision History
Revision No.
0.0 0.1
History
Initial Draft 2'nd Draft Add Pb-free part number
Draft Date
December 18 , 2002 February 13 , 2004
Remark
Emerging Memory & Logic Solutions Inc.
IT Venture Tower Eastside 11F, 78, Karac-Dong, Songpa-Ku, Seoul, Rep.of Korea Zip Code : 138-160 Tel : +82-2-2142-1759~1766 Fax : +82-2-2142-1769 / Homepage : www.emlsi.com The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to your questions about device. If you have any questions, please contact the EMLSI office. 1
merging Memory & Logic Solutions Inc.
FEATURES
* * * * * * Process Technology : 0.18m Full CMOS Organization : 128K x 16 bit Power Supply Voltage : 2.7V ~ 3.3V Low Data Retention Voltage : 1.5V(Min.) Three state output and TTL Compatible Package Type : 48-FPBGA 6.0x7.0
EM621FU16 Series
Low Power, 128Kx16 SRAM
GENERAL DESCRIPTION
The EM621FU16 families are fabricated by EMLSI's advanced full CMOS process technology. The families support industrial temperature range and Chip Scale Package for user flexibility of system design. The families also supports low data retention voltage for battery back-up operation with low data retention current.
PRODUCT FAMILY
Power Dissipation Product Family EM621FU16 Operating Temperature Industrial (-40 ~ 85oC) Vcc Range Speed Standby (I SB1 , Typ.) 1 A Operating (I CC1.Max.) 2 mA PKG Type
2.7V~3.3V
551) /70ns
48 FPBGA
1. The parameter is measured with 30pF test load.
PIN DESCRIPTION
1 A B C D E F G H 2 3 4 5 6
FUNCTIONAL BLOCK DIAGRAM
Pre-charge Circuit
LB I/O 9
OE UB
A0 A3 A5 DNU DNU A14 A12 A9
A1 A4 A6 A7 A16 A15 A13 A10
A2 CS I/O2 I/O4 I/O5 I/O6 WE A11
DNU I/O1 I/O3 VCC V SS I/O7 I/O8 DNU
A A11 A A A14 A A 10 12 13 15 16 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 Data Cont Data Cont VC C
Row S elect
VSS
Memory Array 1024 x 2048
I/O10 I/O11 V SS VC C I/O12 I/O13
I/O1 ~ I/O8 I/O9 ~ I/O16
I/O Circuit Column Select
I/O15 I/O14 I/O16 DNU DNU A8
48-FPBGA : Top view (ball down)
W E O E UB
Control Logic
Name CS OE WE A 0 ~A16
Function Chip select input Output Enable input Write Enable input Address Inputs
Name Vcc Vss UB LB DNU
Function Power Supply Ground Upper Byte (I/O 9~16) Lower Byte (I/O 1~8 ) Do Not Use
LB CS
I/O1 ~I/O16 Data Inputs/outputs
2
merging Memory & Logic Solutions Inc.
ABSOLUTE MAXIMUM RATINGS * Parameter
Voltage on Any Pin Relative to Vss Voltage on Vcc supply relative to Vss Power Dissipation Operating Temperature
EM621FU16 Series
Low Power, 128Kx16 SRAM
Symbol
VIN , VOUT VCC PD TA
Ratings
-0.2 to Vcc+0.3 (Max. 4.0V) -0.2 to 4.0V 1.0 -40 to 85
Unit
V V W
oC
* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional
operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
FUNCTIONAL DESCRIPTION
CS H X L L L L L L L L OE X X H H L L L X X X WE X X H H H H H L L L LB X H L X L H L L H L UB X H X L H L L H L L I/O 1-8 High-Z High-Z High-Z High-Z Data Out High-Z Data Out Data In High-Z Data In I/O9-16 High-Z High-Z High-Z High-Z High-Z Data Out Data Out High-Z Data In Data In Mode Deselected Deselected Output Disabled Output Disabled Lower Byte Read Upper Byte Read Word Read Lower Byte Write Upper Byte Write Word Write Power Stand by Stand by Active Active Active Active Active Active Active Active
Note: X means don't care. (Must be low or high state)
3
merging Memory & Logic Solutions Inc.
RECOMMENDED DC OPERATING CONDITIONS 1)
Parameter Supply voltage Ground Input high voltage Input low voltage
1. 2. 3. 4.
EM621FU16 Series
Low Power, 128Kx16 SRAM
Symbol VCC VSS VIH VIL
Min 2.7 0 2.0 -0.2 3)
Typ 3.0 0 -
Max 3.3 0 VCC + 0.22) 0.6
Unit V V V V
TA= -40 to 85oC, otherwise specified Overshoot: VCC +2.0 V in case of pulse width < 20ns Undershoot: -2.0 V in case of pulse width < 20ns Overshoot and undershoot are sampled, not 100% tested.
CAPACITANCE 1) (f =1MHz, TA=25oC)
Item Input capacitance Input/Ouput capacitance
1. Capacitance is sampled, not 100% tested
Symbol C IN CIO
Test Condition VIN=0V VIO =0V
Min -
Max 8 10
Unit pF pF
DC AND OPERATING CHARACTERISTICS
Parameter Input leakage current Output leakage current Operating power supply Symbol ILI ILO ICC I CC1 Average operating current I CC2 Output low voltage Output high voltage Standby Current (TTL) VOL VOH ISB VIN =VS S to VCC CS=VIH or OE=VIH or WE=VIL, LB=UB=VIH , VIO =VSS to VCC IIO=0mA, CS=VIL, VIN =VIH or VIL Cycle time=1s, 100% duty, I IO=0mA, CS<0.2V, LB<0.2V or/and UB<0.2V, VIN <0.2V or VIN >VCC -0.2V Cycle time = Min, IIO =0mA, 100% duty, CS=VIL, LB=VIL or/and UB=VIL , VIN =VIL or VIH IOL = 2.1mA IOH = -1.0mA CS=VIH, LB=UB =VIH Other inputs=V IH or VIL CS>VCC-0.2V(CS controlled) or LB=UB VCC -0.2V, CS<0.2V(LB/UB Controlled) Other inputs=0~VCC (Typ. condition : VCC =3.0V @ 25o C) (Max. condition : VCC =3.3V @ 85 o C) 55ns 70ns Test Conditions Min -1 -1 2.2 Typ Max 1 1 2 2 23 18 0.4 0.3 Unit A A mA mA
mA V V mA
Standby Current (CMOS)
ISB1
LL LF
-
1
5
A
4
merging Memory & Logic Solutions Inc.
AC OPERATING CONDITIONS
Test Conditions (Test Load and Test Input/Output Reference) Input Pulse Level : 0.4 to 2.2V Input Rise and Fall Time : 5ns Input and Output reference Voltage : 1.5V Output Load (See right) : CL = 100pF+ 1 TTL CL 1) = 30pF + 1 TTL 1. Including scope and Jig capacitance 2. R1 =3070, R 2 =3150 3. VTM=2.8V
EM621FU16 Series
Low Power, 128Kx16 SRAM
VTM 3) R12)
CL1)
R22)
READ CYCLE (V cc =2.7 to 3.3V, Gnd = 0V, T A = -40oC to +85oC)
Parameter
Read cycle time Address access time Chip select to output Output enable to valid output UB, LB acess time Chip select to low-Z output UB, LB enable to low-Z output Output enable to low-Z output Chip disable to high-Z output UB, LB disable to high-Z output Output disable to high-Z output Output hold from address change
Symbol
tRC tAA tco tO E tBA tLZ tBLZ tOLZ tHZ tBHZ tOHZ tOH
55ns Min 55 Max 55 55 30 55 10 10 5 0 0 0 15 20 20 20 10 10 5 0 0 0 15 Min 70 -
70ns Max 70 70 35 70 25 25 25 -
Unit
ns ns ns ns ns ns ns ns ns ns ns ns
WRITE CYCLE (Vcc =2.7 to 3.3V, Gnd = 0V, TA = -40oC to +85oC)
Parameter
Write cycle time Chip select to end of write Address setup time Address valid to end of write UB, LB valid to end of write Write pulse width Write recovery time Write to ouput high-Z Data to write time overlap Data hold from write time End write to output low-Z
Symbol
tWC tCW tAs tAW tBW tWP tWR tWHZ tDW tDH tOW
55ns Min 55 45 0 45 45 40 0 0 25 0 5 Max 20 Min 70 60 0 60 60 55 0 0 30 0 5
70ns Max 25
Unit
ns ns ns ns ns ns ns ns ns ns ns
5
merging Memory & Logic Solutions Inc.
TIMING DIAGRAMS
TIMING WAVEFORM OF READ CYCLE(1).
EM621FU16 Series
Low Power, 128Kx16 SRAM
(Address Controlled, CS=OE=V IL, WE=V IH, UB or/and LB= VIL)
tRC Address tAA tOH Data Out
Previous Data Valid Data Valid
TIMING WAVEFORM OF READ CYCLE(2) (WE = VIH)
tRC Address tAA CS tCO tB A UB ,LB tO E OE tOLZ Data Out High-Z
Data Valid
tOH
tHZ
tBHZ
tOHZ
tBLZ tLZ
NOTES (READ CYCLE) 1. t HZ and tOHZ are defined as the outputs achieve the open circuit conditions and are not referanced to output voltage levels. 2. At any given temperature and voltage condition, t HZ(Max.) is less than t LZ(Min.) both for a given device and from device to device interconnection.
6
merging Memory & Logic Solutions Inc.
TIMING WAVEFORM OF WRITE CYCLE(1) (WE CONTROLLED)
tWC Address tCW (2) CS tAW tBW UB ,LB tWP (1) WE tAS(3) Data in High-Z tDW
EM621FU16 Series
Low Power, 128Kx16 SRAM
tWR (4)
tDH High-Z tOW
Data Valid
tWHZ Data out Data Undefined
TIMING WAVEFORM OF WRITE CYCLE(2) (CS CONTROLLED)
tWC Address tAS(3) CS tAW tBW UB,LB tWP (1) WE tDW Data in
Data Valid
tCW (2)
tWR (4)
tDH
Data out
High-Z
High-Z
7
merging Memory & Logic Solutions Inc.
TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB CONTROLLED)
EM621FU16 Series
Low Power, 128Kx16 SRAM
tWC Address tCW(2) CS tA W tB W UB ,LB tA S(3) WE tDW Data in Data out High-Z
Data Valid
tW R(4)
tW P(1)
tDH
High-Z
NOTES (WRITE CYCLE) 1. A write occurs during the overlap(tWP ) of low CS and low WE. A write begins when CS goes low and WE goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when CS goes high and WE goes high. The tWP is measured from the beginning of write to the end of write. 2. t CW is measured from the CS going low to end of write. 3. t A S is measured from the address valid to the beginning of write. 4. t WR is measured from the end or write to the address change. tWR applied in case a write ends as CS or WE going high.
8
merging Memory & Logic Solutions Inc.
DATA RETENTION CHARACTERISTICS
Parameter
VCC for Data Retention Data Retention Current Chip Deselect to Data Retention Time Operation Recovery Time NOTES
EM621FU16 Series
Low Power, 128Kx16 SRAM
Symbol
VDR I DR tSDR tRDR
Test Condition
ISB1 Test Condition (Chip Disabled)
1)
Min
1.5 0
Typ
0.5 -
Max
3.3 -
Unit
V A
VCC =1.5V, ISB1 Test Condition (Chip Disabled) 1) See data retention wave form
t RC
ns
1. See the IS B 1 measurement condition of datasheet page 4.
DATA RETENTION WAVE FORM
tSDR Vcc 2.7V
Data Retention Mode
tRDR
2.2V VDR
CS > Vcc-0.2V or LB= UB V CC-0.2V
CS ,LB /UB GND
9
merging Memory & Logic Solutions Inc.
EM621FU16 Series
Low Power, 128Kx16 SRAM
Unit: millimeters
PACKAGE DIMENSION
48 Ball Fine Pitch BGA (0.75mm ball pitch) Top View
B
Bottom View
A1 index Mark
B B1 6 A B C 5 4 3 21
0.5 0.5 Y C1 C B/2
#A1
C
D E C1/2 F G H
Side View
0.26 E2 D
0.25 Typ.
Detail A
A
E E1
Min A B B1 C C1 D E E1 E2 Y 5.93 6.93 0.30 1.00 -
Typ 0.75 6.00 3.75 7.00 5.25 0.35 1.04 0.79 0.25 -
Max 6.03 7.03 0.40 1.10 0.08
NOTES. 1. Bump counts : 48(8row x 6column) 2. Bump pitch : (x,y)=(0.75x0.75) (typ.) 3. All tolerence are +/-0.050 unless otherwise specified. 4. Typ : Typical 5. Y is coplanarity : 0.08(Max)
10
0.79 Typ.
C
merging Memory & Logic Solutions Inc.
MEMORY FUNCTION GUIDE
EM621FU16 Series
Low Power, 128Kx16 SRAM
EM X XX X X X XX X X - XX XX
1. EMLSI Memory 2. Device Type 3. Density 4. Option 5. Technology 6. Operating Voltage
1. Memory Component 2. Device Type 6 ------------------------ Low Power SRAM 7 ------------------------ STRAM 3. Density 1 ------------------------- 1M 2 ------------------------- 2M 4 ------------------------- 4M 8 ------------------------- 8M 16 ----------------------- 16M 32 ----------------------- 32M 64 ----------------------- 64M 4. Option 0 ----------------------- Dual CS 1 ----------------------- Single CS 5. Technology Blank ------------------ CMOS F ------------------------ Full CMOS 6. Operating Voltage Blank ------------------- 5V V ------------------------- 3.3V U ------------------------- 3.0V S ------------------------- 2.5V R ------------------------- 2.0V P ------------------------- 1.8V 7. Orginzation 8 ---------------------- x8 bit 16 ---------------------- x16 bit 32 ---------------------- x32 bit 11
11. Power 10. Speed
9. Packages 8. Version 7. Orgainzation
8. Version Blank ----------------- Mother Die A ----------------------- First revision B ----------------------- Second revision C ----------------------- Third revision D ----------------------- Fourth revision 9. Package Blank ---------------------- Package W --------------------- Wafer 10. Speed 45 ---------------------- 45ns 55 ---------------------- 55ns 70 ---------------------- 70ns 85 ---------------------- 85ns 10 --------------------- 100ns 12 --------------------- 120ns 11. Power LL ---------------------- Low Low Power LF ---------------------- Low Low Power(Pb-Free) L ---------------------- Low Power S ---------------------- Standard Power

▲Up To Search▲

Price & Availability of EM640FR16DW-10L

	To Download EM640FR16DW-10L Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .